

CLAIMS

What is claimed is:

- sub*  
5  
*b1*
1. In a processor, a method for performing computer graphics calculations, said method comprising:  
representing a vertex in a computer graphics image with a plurality of coordinates;  
transforming said plurality of coordinates into a plurality of transformed coordinates; and  
10 using a floating point magnitude compare instruction to perform a magnitude comparison between at least a portion of said plurality of transformed coordinates and a value representing a plurality of edges of a specified view volume, wherein comparison results for at least three view volume edges are obtained.
- 15
- sub*  
*cy*
2. The method for performing computer graphics calculations as recited in Claim 1 wherein said portion of said plurality of transformed coordinates are processed in parallel.
- 20
3. The method for performing computer graphics calculations as recited in Claim 1 further comprising:  
setting a plurality of condition code bits to one or more specific states to

indicate results of said magnitude comparison.

4. The method for performing computer graphics calculations as recited in Claim 1 further comprising:  
5 specifying a compare condition in said floating point magnitude compare instruction.

5. The method for performing computer graphics calculations as recited in Claim 4 further comprising:

10 setting one of said plurality of condition code bits to indicate true if an associated compare condition is true and setting said one condition code bit to indicate false if said associated compare condition is false.

- 15 6. The method for performing computer graphics calculations as recited in Claim 1 further comprising:  
converting a plurality of fixed point values into a plurality of floating point values using a first convert instruction.

- 20 7. The method for performing computer graphics calculations as recited in Claim 6 wherein said first convert instruction is a CVT.PS.PW instruction.

8. The method for performing computer graphics calculations as recited in Claim 1 further comprising:  
converting a plurality of floating point values into a plurality of fixed point values using a second convert instruction.

5

9. The method for performing computer graphics calculations as recited in Claim 8 wherein said second convert instruction is a CVT.PW.PS instruction.

10

10. The method for performing computer graphics calculations as recited in Claim 1 wherein said floating point magnitude compare instruction is a CABS instruction.

15

11. A processor for computer graphics calculations, said processor comprising:  
a bus;  
an instruction dispatch unit coupled to said bus, said instruction dispatch unit for dispatching instructions to a floating point unit; and  
said floating point unit coupled to said bus, said floating point unit for executing said instructions to implement a method for performing computer graphics calculations, said method comprising:  
representing a vertex in a computer graphics image with a plurality of coordinates;

transforming said plurality of coordinates into a plurality of transformed coordinates; and  
using a floating point magnitude compare instruction to perform a magnitude comparison between at least a portion of said plurality of 5 transformed coordinates and a value representing a plurality of edges of a specified view volume, wherein comparison results for at least three view volume edges are obtained.

12. The processor of Claim 11 wherein said method for performing

10 computer graphics calculations further comprises:

setting a plurality of condition code bits to one or more specific states to indicate results of said magnitude comparison.

13. The processor of Claim 11 wherein said method for performing

15 computer graphics calculations further comprises:

specifying a compare condition in said magnitude compare instruction.

14. The processor of Claim 13 wherein said method for performing computer graphics calculations further comprises:

20 setting one of said plurality of condition code bits to indicate true if an associated compare condition is true and setting said one condition code bit to indicate false if said associated compare condition is false.

- 5  
10  
15  
20
15. The processor of Claim 11 wherein said method for performing computer graphics calculations further comprises:  
converting a plurality of fixed point values into a plurality of floating point values using a first convert instruction.
16. The processor of Claim 15 wherein said first convert instruction is a CVT.PS.PW instruction.
17. The processor of Claim 11 wherein said method for performing computer graphics calculations further comprises:  
converting a plurality of floating point values into a plurality of fixed point values using a second convert instruction.
18. The processor of Claim 17 wherein said second convert instruction is a CVT.PW.PS instruction.
19. The processor of Claim 11 wherein said floating point magnitude compare instruction is a CABS instruction.
20. In a system including a general purpose processor and a memory, a method for comparing a plurality of floating point values comprising:  
storing a first instruction in said memory, wherein said first instruction is formatted to operate on a plurality of operands;

dispatching said first instruction to said general purpose processor; and  
executing said first instruction in said general purpose processor,

wherein said processor operates on said plurality of operands in parallel to  
perform a plurality of magnitude compare operations.

5

21. The method of claim 20 further comprising:  
setting a plurality of bits, wherein each of said plurality of bits is set by  
said first instruction to a particular state to indicate a result of one of said  
plurality of magnitude compare operations.

10

22. The method of claim 21 wherein said first instruction is part of a  
general purpose instruction set architecture.

15

23. The method of claim 21 wherein said first instruction is part of an  
application specific extension to a general purpose instruction set architecture.

20

24. The method of claim 21 wherein said plurality of bits as set by said  
first instruction indicate whether a graphics primitive will cross at least one edge  
of a view volume.

25. The method of claim 21 wherein said plurality of bits as set by said  
first instruction indicate whether a graphics primitive will cross at least three  
edges of a view volume.

- DRAFT  
RECEIVED  
SEARCHED  
INDEXED  
SERIALIZED  
FILED  
15
26. The method of claim 25 wherein said first instruction is executed in a single clock cycle.
- 5        27. In a processor, a method comprising:  
            dispatching a single instruction to an execution unit, said single instruction being formatted to operate on a plurality of operands;  
            providing said plurality of operands to said execution unit, wherein said plurality of operands represent a plurality of view volume edges of a given view volume; and  
            executing said single instruction which causes said execution unit to perform a plurality of magnitude compare operations in parallel on said plurality of operands, said operations testing at least three view volume edges of said given view volume.
- 20        28. The method of claim 27 further comprising setting a plurality of bits, said bits indicating whether said at least three view volume edges have been crossed by a graphics primitive.
- 20        29. The method of claim 28 wherein said plurality of operands are in a paired-single data format.

30. In a system including a general purpose processor and a memory,  
a method comprising:  
storing an instruction in said memory;  
dispatching said instruction to said general purpose processor;  
5 executing said instruction which causes said general purpose processor  
to perform a first magnitude compare operation between a first and a second  
operand.

31. The method of Claim 30 wherein said instruction is formatted to  
10 operate on a plurality of operands.

32. The method of Claim 31 wherein said executing includes causing  
said general purpose processor to perform a second magnitude compare  
operation between a third and fourth operand.

15 33. The method of Claim 32 wherein said first and second magnitude  
compare operations are carried out in parallel.

34. The method of Claim 33 further comprising:  
20 setting a plurality of bits, wherein each of said plurality of bits is set to a  
particular state to indicate a result of one of said first or second magnitude  
compare operation.

- RECEIVED  
SEARCHED  
INDEXED  
SERIALIZED  
FILED  
OCT 20 1998  
U.S. PATENT AND TRADEMARK OFFICE
35. The method of Claim 33 wherein said second and fourth operands have the same magnitude.
36. The method of Claim 34 wherein said instruction is part of an application specific extension to a general purpose instruction set architecture.
37. The method of Claim 34 wherein said instruction is part of a general purpose instruction set architecture.
38. A computer program product comprising a computer-readable medium having a plurality of instructions stored thereon, the plurality of instructions for enabling a general purpose processor to perform certain operations, wherein the plurality of instructions includes:
- a first instruction that enables the general purpose processor to process a first plurality of operands in accordance with a first method, said first method comprising:
- performing a plurality of magnitude compare operations on said first plurality of operands in parallel; and
- setting a plurality of bits to one or more specific states to indicate results of said plurality of magnitude compare operations.

39. The computer program product of Claim 38 wherein said plurality of instructions further comprises a second instruction that converts a second

plurality of operands from a plurality of fixed point values into a plurality of floating point values, wherein said floating point values are in a paired-single data format.

5        40. The method for performing computer graphics calculations as recited in Claim 1 wherein said plurality of coordinates and said plurality of transformed coordinates are in a paired-single data format.

10      41. The processor of Claim 11 wherein said plurality of coordinates and said plurality of transformed coordinates are in a paired-single data format.

6603320-0024260